IUMRS-ICAM-93

SYMPOSIUM (DD)

DESIGN OF HETROEPITAXIAL MULTILAYER STRUCTURES FOR HIGH T_c SUPERCONDUCTOR INTEGRATED CIRCUITS. <u>L. P. Lee</u>, A. Barknecht, M. Burns, K. Char, B. Cole, M. E. Johansson, W. Ruby, Conductus, Inc., 969 West Maude Avenue, Sunnyvale, CA 94086, USA.

We are establishing a multi-level high $T_{\rm C}$ superconducting (HTS) microelectronics technology based on pulsed laser deposited or sputtered thin films. Integrated circuit structures of HTS materials need to be built from an entirely epitaxial technology, in which successive layers must be highly aligned in both the growth direction and in plane.

Ex situ patterning of thin film wires, via contacts between wires, epitaxial step coverage, and Josepson junctions are additional requirements for this technology. Nevertheless, pinhole free epitaxial insulators for large area (2" diameter chip area) applications are still a challenging problem on large substrates such as LaAlO₃ and yttria-stabilized zirconia(YSZ). Between a YBa2Cu3O7 ground plane and wiring layers, SrTiO3, CeO2, LaAlO3, Y₂O₃ YSZ, or PrBa₂Cu₃O₇ were used as insulators. Combinations of above thin insulator films were also developed as heteroepitaxial insulators. The effect of processing parameters on particulate density and surface morphology will be discussed. The critical control of the dry or wet etching profile of each layer will be discussed for step coverage that must be free of weak links. Our progress towards large area integrated circuit structures, e.g. a multichip module, with planarization techniques will be reported as well.

Luke PyungSe Lee Conductus, Inc., 969 West Maude Avenue Sunnyvale, CA 94086 USA Tel (408) 746-1098 Fax (408) 737-6699